


JST04A-800SW 4A TRIAC

Rev.A.1.2

DESCRIPTION:

The JST04A-800SW triac is suitable for general purpose AC switching. It can be used as an ON/OFF function in applications such as heating regulation, induction motor starting circuits, for phase control operation in light dimmers, motor speed controllers. JST04A-800SW snubberless triac is especially recommended for use on inductive loads. It can be driven directly through the MCU I/O port. By using an internal ceramic pad, JST04A-800SW provides a rated insulation voltage of 2500 VRMS, complying with UL standards (File ref: E252906). Package TO-220A is RoHS compliant.


MAIN FEATURES

Symbol	Value	Unit
$I_{T(RMS)}$	4	A
V_{DRM}/V_{RRM}	800	V
$I_{GT\ I/II/III}$	10/10/10	mA

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Storage junction temperature range	T_{stg}	-40-150	°C
Operating junction temperature range	T_j	-40-125	°C
Repetitive peak off-state voltage ($T_j=25^{\circ}C$)	V_{DRM}	800	V
Repetitive peak reverse voltage ($T_j=25^{\circ}C$)	V_{RRM}	800	V
RMS on-state current ($T_c \leq 100^{\circ}C$)	$I_{T(RMS)}$	4	A
Non repetitive surge peak on-state current (full cycle , $t_p=20ms$, $T_j=25^{\circ}C$)	I_{TSM}	40	A
Non repetitive surge peak on-state current (full cycle , $t_p=16.6ms$, $T_j=25^{\circ}C$)		44	
I^2t value for fusing ($t_p=10ms$, $T_j=25^{\circ}C$)	I^2t	8	A ² s
Critical rate of rise of on-state current ($I_G=2 \times I_{GT}$, $f=100Hz$, $T_j=125^{\circ}C$)	di/dt	100	A/ μs

Peak gate current ($t_p=20\mu s$, $T_j=125^\circ C$)	I_{GM}	4	A
Average gate power dissipation ($T_j=125^\circ C$)	$P_{G(AV)}$	0.5	W
Peak gate power	P_{GM}	10	W
Peak pulse voltage ($T_j=25^\circ C$; non-repetitive, off-state; FIG. 7)	V_{pp}	3	kV

ELECTRICAL CHARACTERISTICS ($T_j=25^\circ C$ unless otherwise specified)

Symbol	Test Condition	Quadrant	Value		Unit
I_{GT}	$V_D=12V$ $R_L=33\Omega$	I - II - III	MAX.	10	mA
V_{GT}		I - II - III	MAX.	1	V
V_{GD}	$V_D=V_{DRM}$ $T_j=125^\circ C$ $R_L=3.3k\Omega$	I - II - III	MIN.	0.2	V
I_L	$I_G=1.2I_{GT}$	I - III	MAX.	20	mA
		II		35	
I_H	$I_T=100mA$		MAX.	15	mA
dV/dt	$V_D=540V$ Gate Open $T_j=125^\circ C$		MIN.	200	V/ μs
$(dI/dt)_c$	$(dV/dt)_c=10V/\mu s$, $T_j=125^\circ C$		MIN.	2.5	A/ms
t_{on}	$I_G=20mA$ $I_A=200mA$ $I_R=20mA$ $T_j=25^\circ C$		TYP.	2.5	μs
t_{off}				25	


STATIC CHARACTERISTICS

Symbol	Parameter		Value(MAX.)	Unit
V_{TM}	$I_{TM}=5A$ $t_p=380\mu s$	$T_j=25^\circ C$	1.65	V
V_{TO}	Threshold voltage	$T_j=125^\circ C$	0.799	V
R_D	Dynamic resistance	$T_j=125^\circ C$	151	$m\Omega$
I_{DRM}	$V_D=V_{DRM}$ $V_R=V_{RRM}$	$T_j=25^\circ C$	5	μA
I_{RRM}		$T_j=125^\circ C$	0.25	mA

THERMAL RESISTANCES

Symbol	Parameter	Value	Unit
$R_{th(j-c)}$	junction to case (AC)	4	$^\circ C/W$
$R_{th(j-a)}$	junction to ambient (AC)	60	$^\circ C/W$

ORDERING INFORMATION



MARKING











FIG.1: Maximum power dissipation versus RMS on-state current**FIG.3:** Surge peak on-state current versus number of cycles**FIG.5:** Non-repetitive surge peak on-state current for a sinusoidal pulse with width $t_p < 20ms$, and corresponding value of I^2t ($di/dt < 100A/\mu s$)**FIG.2:** RMS on-state current versus case temperature**FIG.4:** On-state characteristics**FIG.6:** Relative variations of gate trigger current, holding current and latching current versus junction temperature

FIG.7: Test circuit for inductive and resistive loads to IEC-61000-4-5 standards



LEAD FORMING AND SOLDERING

Refer to the application note “Assembly Instructions for Thyristors in Through-hole Package” released by JieJie Microelectronics

ORDERING INFORMATION


Order code	Voltage $V_{\text{DRM}}/V_{\text{RRM}}$ (V)	IGT(mA)	Package	Base qty. (pcs)	Delivery mode
		I - II - III			
JST04A-800SW	800	10	TO-220A(Ins)	50	Tube

Document Revision History

Date	Revision	Changes
Apr.11, 2023	A.1.0	Last updated
Jul.5, 2024	A.1.1	Renew dl/dt
Oct.11, 2025	A.1.2	Revise PACKAGE MECHANICAL DATA

Technical drawing of a 3-pin DIN connector. The drawing includes three views: a top view, a side view, and a front view. The top view shows the connector's profile with dimensions E (total width), I (width of the top flange), L3 (height of the top flange), and a central hole with diameter $\phi 3.7-3.9\text{mm}$. The side view shows the connector's profile with dimensions A (width of the top flange), C2 (height of the top flange), F (height of the main body), D (width of the main body), C3 (width of the base), and C (width of the pins). The front view shows the connector's profile with dimensions H (total height), L1 (height of the top flange), J (height of the main body), L2 (width of the pins), G (width of the base), B (width of the pins), K (width of the base), and E1 (width of the pins). The drawing also shows the internal structure of the connector, including the pins and the housing.

DELIVERY MODE



<http://www.jjwdz.com>

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co., Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information. This document supersedes and replaces all information previously supplied.



is a registered trademark of Jiangsu JieJie Microelectronics Co., Ltd.

Copyright © 2025 Jiangsu JieJie Microelectronics Co., Ltd. All rights reserved.